CIRCUIT FOR GENERATING A PROCESS WARIATION INSENSITIVE REFERENCE BIAS CURRENT BACKGROUND OF THE INVENTION

Field of the Invention
The present invention relates to the design of electronic circuits, and in particular, relates to the design of CMOS integrated circuits.
Discussion of Related Art
A reference bias current can be generating from the difference in the base-emitter voltages of two bipolar tran sistors of different current densities. One such reference bias Current generation circuit is disclosed in the article "A Quad CMOS Single-Supply Op Amp with Rail-to-Rail Output Swing" by D. Monticelli, IEEE Journal of Solid-State Circuits, vol.sc-21, No. 6, December 1986 , pp. 1026 A good reference disclosing general techniques for gen erating supply-independent or temperature-independent bias Currents is Analysis and Design of Analog Integrated Cir cuits, by P. Gray and R. Meyer, second edition, pp. 275-289, published by John Wiley & Sons.
Another example of a reference bias current generation 603 are forced to be equal by the high gain of an operational amplifier 604, which provides a feedback signal at terminal 610 to control current sources 608 and 609. If the voltage at node 606 is slightly higher than the voltage at node 607, the bias voltage at current source 608 is increased to equalize the voltages at nodes 606 and 607. Conversely, if the voltage at node 606 is slightly lower than the voltage at node 607, the bias voltage at current source 608 is decreased to equalize the voltages at nodes 606 and 607. In equilibrium, the voltage 8Voe is dropped across resistor 603. The currenti, in current sources 608 and 609 is determined by the size of resistor 603, and is given by:
where R is the resistance of resistor 603. A ratioed current mirror can be used to generate a current equal to i, or a current proportional to 8V. In both of the prior art reference bias current generation circuits discussed above, a reference bias current arising from the difference in base-emitter voltages of two bipolar transistors is generated by imposing such voltage difference across a resistor. However, if a small reference bias current is preferred, such a resistor can occupy unreasonably large silicon real estate in an integrated circuit implementation. Alternatively, the resistor in the prior art reference bias current generation circuit can be replaced by a field effect transistor (FET) operating in the non-saturation or "triode' region. Such an FET would require a much smaller silicon real estate than a resistor conducting the same amount of current. However, the use of an FET has at least two disadvantages. First, the threshold voltage (V) of such a transistor is known to vary substantially with variations in the manufacturing process. Consequently, the equivalence resistance attainable by such FET varies over a wide range, leading to large variation in the generated bias current. Secondly, the threshold voltage of such as FET is known to have a negative coefficient. Consequently, the bias current generated by such an FET also has a negative temperature coefficient, which is undesirable for most amplifier applica tions.
Thus, a reference bias current generation circuit which is relatively insensitive to process variations and which has a positive temperature coefficient is desired.
SUMMARY OF THE INVENTION
In accordance with the present invention, a comparator circuit is provided. The comparator circuit includes: (a) an input protection circuit having first and second terminals for receiving a differential input signal, and having third and fourth terminals for providing a differential output signal corresponding to the differential input signal; (b) an input stage circuit receiving the differential output signal, for providing a comparator output signal indicating whether the differential input signal is positive or negative; and (c) a bias circuit for providing a bias current used in the input protec tion circuit and the input stage circuit, where the bias circuit generates the bias current using a difference in base-emitter voltages of two bipolar transistors imposed across a source terminal and a drain terminal of an MOS transistor, and the bias circuit includes means for compensating for shifts in threshold voltage in the MOS transistor. In one embodiment, the comparator circuit further includes an output stage circuit for amplification of the comparator output signal.
In accordance to another aspect of the present invention, a reference bias current generation circuit is provided. The reference bias current generation circuit includes: (a) a first bipolar transistor having a collector coupled to a first supply voltage, a base terminal and an emitter terminal; (b) a second bipolar transistor having a collector coupled to the first Supply voltage, a base terminal coupled to the base terminal of the first bipolar transistor and an emitter terminal; (c) a first MOS transistor having a drain terminal coupled to the emitter terminal of the first bipolar transistor, a gate terminal and a source terminal; (d) an operational amplifier having a first input terminal coupled to the emitter terminal of the second bipolar transistor and a second input terminal coupled to the source terminal of the first MOS transistor, the operational amplifier providing an output signal having a magnitude indicative of the difference between the volt ages at its first and second input terminals; (e) a first current source coupled between the source terminal of the first MOS transistor and a second supply voltage, the first current Source receiving and responsive to the output signal of the operational amplifier, (f) a second current source coupled to the emitter terminal of the second bipolar transistor and the second supply voltage; and (g) means for compensating 3 threshold voltage shifts in the first MOS transistor.
By using an MOS transistor and imposing the difference between the base-emitter voltages of the first and second bipolar transistors across the drain and source terminals of the MOS transistor, the necessity for a sizeable resistor is avoided.
In one embodiment of the present invention, the reference bias current generation circuit further includes: (a) a second MOS transistor having a drain terminal and a gate terminal coupled to the first supply voltage, and a source terminal coupled to the base terminal of the first bipolar transistor, (b) a third bipolar transistor having a collector terminal and a base terminal coupled to the first supply voltage and an emitter terminal coupled to the gate terminal of the first MOS transistor; (c) a third current source coupled to the base terminal of the first bipolar transistor and the supply voltage; and (d) a fourth current source coupled to the emitter terminal of the third bipolar transistor and the second supply voltage.
In one embodiment of the present invention, the reference bias current generation circuit couples the gate terminal of the first MOS transistor to the emitter terminal of the third bipolar transistor using a reference voltage source.
In another embodiment of the present invention, the reference bias current generation circuit couples the source terminal of the second MOS transistor to the base terminal of the first bipolar transistor using a reference voltage SOUCC.
The reference bias current generation circuit is designed such that the third current source has a quiescent current twice the magnitude of the corresponding current in the first current source, and such that the first and second MOS transistors have the same physical dimensions. In this man ner, the reference bias current thus generated is substantially independent of variations in the threshold voltage due to variations in the manufacturing process. In addition, the overall temperature coefficient of the reference bias current is positive, which is desirable in most amplifier applications.
By adjusting the size of the reference voltage source, even further control of the reference bias current's temperature coefficient is provided.
The present invention is better understood upon consid eration of the detailed description below and the accompa nying drawings. One embodiment of the present invention is provided in a comparator circuit 300 shown in FIG. 1. FIG. 1 The present invention provides a reference bias current generation circuit using a transistor, rather than a resistor. In addition, the reference bias current generation includes a compensating transistor so that the reference bias current generated has a positive temperature and is insensitive to variations in the threshold voltage (V) of MOS transistors resulting from variations in the manufacturing process. A reference voltage source can also be provided to further adjust the temperature coefficient of the reference current.
The present invention is illustrated by FIGS. 5a and 5b. FIGS. 5a and 5b are a schematic diagram of bias circuit 354 and a transistor level schematic diagram of bias circuit 354, respectively. Corresponding elements of FIGS. 5a and 5b are given identical reference numerals to facilitate the dis cussion below.
As shown in FIG. 5a, a where Vosso, is the drain-to-source voltage of transistor 507, Vosso, is the gate-to-source voltage of transistor 507, and Ipso, is the drain current in transistor 507, and B is substantially a constant. As discussed above, this Vosso, is constrained by operational amplifier 510 to 6V between the base-emitter voltages of transistors 501 and 502.
At the same time, the operating point of transistor 514 is chosen to be in saturation region. Since the current in transistor 514 is constrained to be twice the current in The above detailed description is provided to illustrate the specific embodiments of the present invention and is not intended to be limiting. Numerous variations and modifica tion within the scope of the present invention are possible. The present invention is defined by the following claims. 
